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Fig. 14. Impact of Gate Sizing on timing performance and comparison with
the original and the TPI [10].
converted a non-critical path into a critical path, while the GS
technique has replaced a gate with a bigger gate, in the critical
path, resulting in reduced timing. On comparing the delay of
the longest path in the original and the GS modiﬁed designs,
it was found that the longest path in the original design has
a delay of 0.85 ns. On the other hand, the GS has replaced a
gate in the longest path with a bigger gate thereby reducing
the delay of the longest path to 0.78 ns (from 0.85 ns in the
original design). As a result the second longest path in the
original design with a delay of 0.82 ns, became the longest
path in the GS modiﬁed design.
Similarly, comparison of area overhead is shown in Fig. 15
for the three designs. The proposed GS technique results in
a slightly higher area overhead in comparison to original
designs; however, it is less than the TPI for all circuits. Finally,
comparison of dynamic and leakage power is shown in Fig. 16
and Fig. 17 respectively. It can be seen that the proposed
gate sizing technique slightly increases the power budget in
comparison to the original design; however, it is less than the
TPI in all cases. High power consumption of the TPI is because
of additional switching activity and leakage power of added
test points. In case of GS, switching activity does not change
in comparison to the original design but load capacitance and
leakage power increases due to bigger gates, leading to higher
dynamic and leakage power. The impact on leakage power can
be reduced by using high-Vt transistors in non-critical paths
of the design [11].
VI. CONCLUSION
This paper has proposed gate sizing to reduce test cost of
multi-Vdd designs with bridge defects, by reducing the number
of test voltage settings. It has been shown, that it is possible
to achieve 100% fault coverage using a single Vdd test setting.
This represents an improvement on the recently proposed TPI
technique [10] which mostly requires two or more test Vdd
settings to achieve complete fault coverage. In this paper, we
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Fig. 15. Impact of Gate Sizing on area overhead and comparison with the
original and the TPI [10].
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Fig. 16. Impact of Gate Sizing on dynamic power and comparison with the
original and the TPI [10].
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Fig. 17. Impact of Gate Sizing on leakage power and comparison with the
original and the TPI [10].